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Aluminum oxide (Al2O3) has been grown by atomic layer deposition on n-type 4H-SiC with and
without a thin silicon dioxide (SiO2) intermediate layer. By means of Capacitance Voltage and
Thermal Dielectric Relaxation Current measurements, the interface properties have been investi-
gated. Whereas for the samples with an interfacial SiO2 layer the highest near-interface trap density
is found at 0.3 eV below the conduction band edge, Ec, the samples with only the Al2O3 dielec-
tric exhibit a nearly trap free region close to Ec. For the Al2O3/SiC interface, the highest trap
density appears between 0.4 to 0.6 eV below Ec. The results indicate the possibility for SiC-based
MOSFETs with Al2O3 as the gate dielectric layer in future high performance devices.
PACS numbers: 73.20.-r, 73.40.Qv, 77.55.+f, 77.84.Bw, 81.05.Hd, 84.30.Jc, 84.32.Tt, 85.30.-z, 85.30.De,
85.30.Tv
With the development of the semiconductor research
and industry in recent years, a significant interest in
advanced materials for volume production of diode and
transistor devices has arised. One of the most promising
of these materials is SiC due to its superior chemical and
thermal inertness and high electrical break-down field.
Furthermore, because of its wide band gap of 3.26 eV
for the most stable polytype 4H, a higher information
transfer density for broadcast applications is possible [1].
Another interesting area is the utilization of SiC devices
in hybrid electric vehicles because of the reduction in the
size, weight, and cost of the power conditioning and ther-
mal systems compared to conventional ones [2].
Unfortunately, structures utilizing SiC’s natural oxide,
SiO2, as a dielectric suffer from a density of shallow in-
terface states below the the conduction band edge, Ec, at
least two orders of magnitude higher than for compara-
ble Si-based devices. These electron traps are suggested
to be ’near-interface traps’ and attributed to intrinsic
defects in the interfacial region of SiO2 [3, 4, 5]. Fur-
thermore, the electron channel mobility in 4H-SiC metal-
oxide-semiconductor field-effect transistors (MOSFET) is
reduced by at least one order of magnitude relative to the
bulk mobility [6]. Apart from this, SiO2 has a quite low
dielectric constant and is thermally not as stable as SiC.
With a higher dielectric constant, thinner gate oxides
may be used in coherence with the demand for smaller
structures. Therefore, initial efforts have been made in
recent years to investigate alternative gate oxides on SiC
with a particular objective to minimize the density of
states, Dit, close to Ec. One of the most promising can-
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didates is aluminum oxide, Al2O3, with a reported di-
electric constant of ≈10, a large band gap (≈6.2 eV), a
good thermal stability, and reasonably large conduction
(≈1.7 eV) and valence band offsets (≈1.2 eV) to 4H-
SiC [7].
Within this study, the interface traps in Al2O3/SiC
metal-oxide-semiconductor (MOS) devices are directly
measured by means of the Thermal Dielectric Relaxation
Current (TDRC) technique. Furthermore, a compari-
son of the electrical properties, based on TDRC mea-
surements, of the SiO2/SiC and Al2O3/SiC interfaces
is made. It will be shown, that the near-interface trap
density close to Ec is higher for Al2O3/SiO2/SiC than
for Al2O3/SiC capacitors. This indicates either that
dangling bonds at the interface are saturated in the
Al2O3/SiC system or that the responsible traps rather
appear within the SiO2 layer than at the interface to SiC,
which is also suggested by recent theoretical findings [8].
A 100nm thick Al2O3 layer has been grown by Atomic
Layer Chemical Vapour Deposition (ALCVD) on Si-
faced, n-type 4H-SiC samples with a 10 µm thick epi-
layer (doping level 2×1015 cm−3) on a highly doped
substrate (1×1018 cm−3), oriented 8◦ off the (0001) di-
rection, purchased from Cree Inc, following the surface
cleaning and growth procedure reported in Ref. [9]. To
obtain the intermediate SiO2 layer in the second set of
samples, SiC has been dry-oxidized at 1150 ◦C for 10 min
before the aluminum oxide growth, resulting in an SiO2
layer of approximately 5 nm in thickness. Before deposit-
ing circular Al contacts (diameter 0.5 mm) by thermal
evaporation through a shadowmask, the Al2O3/SiC sam-
ples have been annealed in argon for 2 h at 1100 ◦C, re-
sulting in crystallization of the Al2O3 layer [10]. No ther-
mal treatment has been applied to the Al2O3/SiO2/SiC
samples. Silver paste has been used as an Ohmic back
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FIG. 1: TDRC measurements of an Al/Al2O3/SiC capaci-
tor using a charging temperature of (a) 330 K and (b) 40 K
for a discharging voltage Vdischarging=-5V and a heating rate
β=0.133 K/s. Vcharging was varied in steps of 2 V from 6 to
20 V in (a) and from 6 to 18 V in (b). The inset in (a) shows
the CV characteristics at room temperature, the curve indi-
cated with triangles the current during heating under short-
circuit conditions.
side contact. The samples have been characterized by
TDRC measurements in the temperature range between
40 and 320 K and Capacitance Voltage (CV) measure-
ments at room temperature using a probe frequency of
1 MHz and a sweep rate of 0.5 V/s.
TDRC and CV measurements of the Al/Al2O3/SiC
capacitors are shown in Fig. 1. As presented in the in-
set of panel (a), the Al/Al2O3/SiC capacitors exhibit a
flatband voltage (VFB) of about 11 V. The plot is ob-
tained by sweeping from deep depletion to accumulation
and backwards. The small capacitance step at about 0V
is found in almost any Al2O3/SiC capacitor, and mobile
ions introduced during growth are a possible origin [10].
In general, the CV characteristics are similar to those re-
ported recently for Al2O3/SiC samples [9].
To obtain the TDRC spectra, the SiC surface is brought
into accumulation by applying a forward bias (Vcharging)
at elevated temperature, or, alternatively, low tempera-
ture. After cooling to 40 K under forward bias, a reverse
bias (Vdischarging) is applied in order to place the capaci-
tor into deep depletion. The temperature is subsequently
raised at a constant rate β, and filled traps in the upper
part of the bandgap begin to emit electrons to the SiC
conduction band edge, Ec. Hence, an emission current
is observed due to the electrons being swept out of the
depletion region, as shown in the data sets in Fig. 1. It
should be noted that the field within the MOS structure
is sufficiently large to sweep out the carriers out of the
depletion region without any recombination and, hence,
causing a current which is only due to the electrons emit-
FIG. 2: TDRC measurements of an Al/Al2O3/SiO2/SiC ca-
pacitor using a charging temperature of (a) 345 K and (b)
40 K for a discharging voltage Vdischarging=-2V and a heat-
ing rate β=0.133 K/s. Vcharging was varied in steps of 2 V
from 6 to 20 V in (a) and from 6 to 18 V in (b). The inset in
(a) shows the CV characteristics at room temperature.
ted from the traps [11]. The TDRC measurements have
been performed for different charging voltages, keeping
the discharging voltage (Vdischarging=-5V) and heating
rate (β=0.133 K/s) constant. The corresponding leak-
age current (the current measured for Vdischarging when
no filling of the traps is performed - not shown in the
figure) was substracted from the recorded TDRC spec-
trum. To verify whether there is an overlying current
due to dipole polarization/depolarization to the empty-
ing of the traps within the TDRC measurements, the
samples were cooled under Vdischarging and the short-
circuit current was measured during the heating (curve
indicated with triangles in Fig. 1(a)). It has been found
to be around zero for temperatures T≤270K. In the up-
per panel (a), a charging temperature of 330 K was used,
whereas in the lower panel, (b), the sample was charged
at 40 K (duration 15 s). In (a), a broad peak between 150
and 250 K develops with increasing charging voltage, but
no signal is found in the low-temperature range of the
spectrum, indicating a low density of shallow electron
traps. For a charging temperature of 40 K, a different
peak at about 100 K develops with increasing charging
voltage, whereas the peak found in Fig. 1(a) is strongly
suppressed. The substantial increase of the broad peak
in Fig. 1(a) with charging voltage (accumulation) demon-
strates that it originates from near-interface traps and
is not caused by traps in the SiC bulk. Moreover, the
strong suppression of this peak in Fig. 1(b) reflects pre-
sumably a pronounced temperature dependence of the
electron capture cross section and/or a spatial location
of the traps which extends into the Al2O3 layer yielding
a thermally activated filling process. Also the peak at
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FIG. 3: Energy distribution of the near-interface traps for
an Al/Al2O3/SiC capacitor (data set with circles) and an
Al/Al2O3/SiO2/SiC capacitor (data set with squares). The
energy scale refers to the conduction band of 4H-SiC.
≈100 K in Fig. 1(b) increases in intensity with charg-
ing voltage and thus, the corresponding traps occur close
to the interface. Further, these traps are filled at low
temperature (40 K) showing an electron capture cross
section which does not vanish at low temperatures and a
depth distribution mainly confined to the interface with
minor penetration into the Al2O3 layer. The absence of
a TDRC signal below ≈100 K when starting the charg-
ing at 330 K, Fig. 1(a), may indicate that the 100 K
peak in Fig. 1(b) is due to a bi- or metastable defect, i.e.,
the atomic configuration with minimum energy and the
associated trap levels depend on the defect charge state
during cooling.
In Fig. 2, TDRC spectra for the Al2O3/SiO2/SiC ca-
pacitors are presented using different charging voltages
at 345 K (a) and 40 K (b). Two different groups of traps
are revealed with peak positions at ≈140 K and 70 K,
respectively, and the amplitude of both groups increases
with the charging (accumulation) voltage, showing that
they are located at (or close to) the SiO2/SiC interface.
When charging at 40 K, the 70 K peak dominates and the
broad one at ≈140 K is reduced. In fact, the TDRC spec-
tra in Fig. 2 and their dependence on charging voltage
and charging temperature display close resemblance with
that recently reported for SiO2/4H-SiC capacitors [12].
Hence, the properties of the Al2O3/SiO2/SiC capaci-
tors appear to be dominated by the SiO2/SiC interface.
Rudenko et al. [12] have argued that both groups of traps
are due to the same type of intrinsic interfacial defect of
acceptor character with a spatial distribution extending
from the interface into an oxycarbide transition region.
The 70 K peak is assigned to communication of the defect
trap with the SiC conduction band edge while the broad
peak at ≈140 K is ascribed to communication with the
conduction band edge of the oxycarbide transition layer,
exhibiting a gradually increasing offset ranging from the
conduction band edge of 4H-SiC to that of SiO2. Indeed,
in light of recent theoretical findings the defect may be
identified as a pair of carbon atoms substituting for oxy-
gen (CO=CO), which is a stable center giving rise to an
electron trap within SiO2 with a position close to the
conduction band edge of 4H-SiC [8].
Following the procedure outlined by Simmons and
Mar [13, 14], the trap energy distribution has been de-
duced from the TDRC data in Figs.1 and 2, and the
results for charging at 330 (345) K are presented in
Fig. 3. In this context it should be emphasized that
the prime objective of the present study is not to mini-
mize the absolute values of Dit but rather to compare the
Dit versus energy distribution for the Al2O3/4H-SiC and
Al2O3/SiO2/4H-SiC capacitors. Figure 3 reveals clearly
that the former ones are essentially free of electron traps
for energies ≤0.2 eV below Ec while the latter ones ex-
hibit a high Dit close to Ec, in accordance with previous
reports for the SiO2/4H-SiC interface [3, 4, 5, 12]. On
the other hand, the Al2O3/4H-SiC samples display a high
density of deep states from ≈0.4 to ≈0.7 eV below Ec and
these are due to the traps with a thermally activated fill-
ing process, as discussed in conjunction with Fig. 1.
In conclusion, Fig. 3 shows unambiguously that the
intrinsic and shallow near-interface traps dominating in
SiO2/4H-SiC structures do not appear in Al2O3/4H-SiC
capacitors and at least two possible explanations can be
put forward; these intrinsic defects do not form at the
Al2O3/4H-SiC interface, which may be consistent with
the assignment to a CO=CO pair [8], or they are ef-
ficiently passivated. In any case, it can be concluded
that Al2O3 shows great promise as gate dielectric for 4H-
SiC MOSFET’s with a low density of shallow interface
states which limit the electron channel mobility and fur-
ther work is being pursued with a particular emphasis
to minimize the density of deep states between ≈0.4 and
≈0.7 eV below Ec and to reduce the flat band voltage.
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